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The continual push for smaller size and decreased power consumption has prompted
the adoption of class D amplification
media devices.

for speaker and headphone drivers in portable

\Vith proper design, the power efficiency of this amplifier type can

exceed any other topology over the whole output range, even at low output levels.
Simple amplifier topologies arc not the norm for these integrated

circuit

(IC)

class D amplifiers. This thesis shows that such complexity is not necessary for good
performance.

A recently presented simple self-oscillating topology is mapped into a

standard C;\[OS technology and fabricated in a 0.5 micron process. The output stage
is optimized

for a range of modulation

indices, simultaneously

increasing average

efficiency and reducing chip area.
Modifications

arc presented that reduce the large transient currents inherent in

C.MOS inverter chains without increasing implementation
to the optimization

complexity.

Also, changes

procedure arc presented that make the results more relevant to

low-power, self-oscillating

topologies.

Test results arc compared

to predicted

and

simulated values. This thesis shows that design complexity is not requisite for good
performance

awl high efficiency.
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Chapter

1

Introduction
The adoption of class D topologies for low power ( < 1 \V) amplifiers is due to their
superior efficiency over the whole modulation

range. Even though the class D oper-

ating principle is relatively straight forward, implementations

typically have layers of

control loops and complexity to reduce nonlinearities due to imperfect devices. Such
complexity comes at the expense of increased power consumption and implementation
size, both claimed advantages of the class.

1.1

Background

The canonical implementation
called Natural

Pulse-Width

of an analog input class D amplifier utilizes what's
Modulation

(i\PW:\I)

where the input signal is com-

pared with a triangular carrier to generate a 2-levcl signal.

Figure 1.1 shows the

relevant signals wi thin such an amplifier. Varying both the leading and trailing pulse
edge positions yields a baseband output spectrum
nonts. This pulse-train

that is free of switching compo-

is thou typically demodulated

with a second-order

LC filter

to recover the baseband signal. Problems with the l\P\V!\I approach include the generation of very high quality triangular carrier reference and a power supply rejection

3
ratio (PSRR) of OdB.

onideal switches and comparators both reduce effi.ci ncy and

increase di tortion.
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Figure 1.1: NPWM amplifier signals from the top: Input and triangular reference,
comparator output, demodulation filter output.
Within a digital system, it would be desirable to directly generate NPWM from
digital signals. Directly implementing NPWM with digital signals requires a counter
running at 2N x i, to generate the triangular carrier signal to provide the same pulsewidth resolution as the input signal.

Such a directly implemented y tern is only

practical for very low bit depth signals. For example, a 16-bit 44. lkHz ignal for CD
would requir a counter running at 216 x 44, 100 = 2.89GHz while an -bit 8kHz signal
for telephone only requires 2.05MHz. Noise-shaping modulators reduce th bit depth
and clock frequencies at the expense of greater out of band noise. Thi modulator
also ha a PSRR of OdB.
Many feedback techniques have been used for both the analog and digital input
modulators which compensate for nonideal behavior by increa ing th effective loop
gain or pre-distorting the PWM signal. Though many of these topologie are capable

4
of very low distortion performance and flat frequency response, they exhibit complexity in both analysis and implementation.
both conceptually

and functionally,

A recently introduced topology [1] is simple

reversing the "complex is Letter"

trend.

This

topology is capable of very high performance with a minimum of parts and leverages
the response of the output LC filter which is usually viewed as a "necessary evil."
Sizing of the output stage is often done empirically for a target efficiency without
finding the best balance between area and losses, e.g. as done in [18] and [4]. This
is usually in the form of choosing a target efficiency and utilizing equation

( 1.1) to

size the output devices. Intelligent sizing of the power stage size can yield dramatic
improvements

in average efficiency and implementation

operating conditions as demonstrated

T/nuu

1.2

area for a given process and

in [2].

=

Rtoad +Ron

( 1.1)

Motivation

.\Iy personal interest in class D amplification started with learning about the A and
I3 amplifier classcs and some of their design issues. It was set aflame during the senior
year capstone design project for my I3.S.E.E. which was a lOOlV class D amplifier
using NP\V.\I and out put stage feedback.

I3y this time I was involved in audio

mixing ("sound guy"), vintage audio gear repair, and recording console upgrades
and maintenance
problem.

and jumped at the chance to apply coursework to an audio design

Interest and coursework in Cl\IOS VLSI and a general passion for analog

electronics made for a natural extension of class D design into this !\LS. thesis topic.
Class D amplification

is fast becoming the choice for high-power audio ampli-

fication because of its efficiency. Portable low power devices also benefit from this

5
increased efficiency, resulting in smaller batteries and longer run times. Consequently,
it seems that every IC company is introducing commercial class D-on-a-chip solutions
Integrated circuit class D solutions pave the way for including an audio amplifier
on the same die as a processor, memory, and signal processing, reducing cost and size
at the same time. A one-chip cell phone and the next iPod "pico" arc example applications.

Just as switch-mode power supplies have pushed out traditional regulators,

signal (power) amplification

is being taken over by switching designs.

6

Chapter 2
Self-Oscillating Topologies
There are several techniques for creating a self-oscillating condition
amplifier.

in a switching

Many variations on these base techniques have been presented (e.g. [12],

[13], [9], [10], [11], [7]) while retaining the core operating principle. These categories
include: hysteresis, phase-shift, awl LC phase-shift.
One advantage of self-oscillation is the eliminat ion of the need for a low jitter clock
source, required for both high performance analog and digital input fixed-frequency
amplifiers.

Switching frequency is then set by an oscillation condition

and varies

nonlinearly as a function of the input signal. A notable exception to large switching
frequency variation is the one-cycle control topology in [7].
Disadvantages of the self-oscillating feature include intermodulation

products gen-

orated when using multiple amplifiers in a system; analysis and testing of class D
oscillator coupling and synchronization
becomes feasible only with simulation,
given only hold for modulation

is given in [G].

Also, large-signal

as the small-signal approximations

indices of D

«

1.

analysis
typically

7

2 .1

Hysteresis

The hysteresis oscillator, shown conceptually
ment and capable of good performance.
is dependent

011

in Figure 2.1, is both simple to imple-

The switching frequency of this amplifier

power supply voltage, input level, and hysteresis range.

Also, the

minimum pulse width is also only one half oft he idle pulse width [1 ]. These factors
combine to make its overload characteristics

particularly poor.

When approaching

dipping, a "tizz" can be heard as the switching rate descends into the audio range
while still retaining considerable energy at

L;

[1 ].

out

I

comparator

power stage

Figure 2.1: Conceptual diagram of a hysteresis-based

I

class D amplifier, from [1]

This amplifier frequency response is sensitive to load variations, given the damped
resonant

n LC out put

network. Non-linearities introduced in the out put filter arc not

corrected at all. Typical modifications

move the feedback to the filter output ([14],

[13], [!:.>]). Specifically, dropping the input capacitor in [!:.>] and using the inductor to
provide the integral of the output allows some control over load variations.
t unatoly, the amplifier still suffers from poor near-overload

from the oscilloscope plots shown in the reference.

U nfor-

behavior, made evident

8

2.2

Phase-Shift

This amplifier type, shown in Figure 2.2, uses a general phase-shift
input to generate
remaining

180° of phase shift.

network at the

Inversion in the comparator ge1wrates the

180°, crcat ing the 3G0° phase shift necessary for sustained oscillation.

out

I I I

comparator power stage

Figure 2.2: Conceptual diagram of a phase-shift-based

I

class D amplifier, from [1]

The overload behavior of this amplifier is better behaved since the pulse width
can go to zero. Energy in the switching harmonics also decreases, serving to eliminate
the "tizz" hoard in the hysteresis amplifier.

Informal listening tests confirm this in

[1].
As in the hysteresis amplifier, there is no output filter control, leaving high froqucnry response a sole function of filter loading. Proposed modifications
foodb.uk loops to reduct' the effects of loading and non-linear behavior

add extra

[12]

at the

expense of increased fsw dependence on the input. Overload behavior then tends to
behave like the hysteresis amplifier.

2.3

LC Phase-Shift

Introduced

by

[I]

and shown in Figure 2.3, this amplifier type also uses phase shift

to goueratc au oscillation condition.

However, it leverages the phase response of

the external L-C filter and the inherent delay through the amplifier to generate the

9

out

delay=tprop
comparator

power stage

Figure 2.3: Concept ual diagram of a L-C phase-shift-based

I

class D amplifier, from [1 J

Figure 2.4: Phase response of feedback network including the output filter, from [1]
IWc<'ssary 180° phase shift. The comparator
The

n,('(l(f -

C1t-ad

provides the inwrsion as before.

network provides a phase lead to cause the composite

phase

res ponso to cross 3G0° at a greater slope. Figure 2.4 shows the phas« response of the
output filter alone, time delay, composite lead network and output filter, and the total
response (in green). It shows that the addition of the lead network both increases the
phas« slope at oscillation and increases the switching frequency.
Additional passive or active poles at the input considerably incn'ase the loop gain
of this amplifier.

Per the analysis in [1], loop gain generated

in this amplifier is

10

approximately G dl3 less than the inverse of the feedback network attenuation (which
is mainly the output filter) at the switching frequency, sec equation (2.1). Loop gain
therefore tracks the response of the output filter; consequently, the frequency response
of the unloaded amplifier is almost indistinguishable

from when a load is attached.

This is in stark contrast to the unloaded response's obtained in both the (open loop)
hysteresis and phase-shift topologies.

(2.1)

2.4

Mapping LC Phase-Shift Amplifier into CMOS

Originally presented as a discrete component

lOOlV amplifier, this topology can be'

readily mapped int.o a standard C:r-.IOS technology. Its simple loop gain enhancement
technique and relaxed active control requirements

allow an IC implementation to be

barely larger than the power stage itself.
Besides the power stage, the LC phase-shift amplifier needs a comparator, a small
lead network, closed-loop gain-setting

resistors, and an output LC filter. Except for

the filter, all other elements can easily be included on-chip for better integration.
Requirements

placed on the comparator arc relatively weak as described in section

4.1.1 and mostly affect the maximum switching frequency and system DC offset.

11

Chapter

3

Power Stage
A pulse-width modulated (P\V~I) signal, or some variation two-level modulation such
as I:~ or pulse-density

modulation,

is sent to the power stage which switches supply

voltage to the output filter in the same manner as a buck converter.

Three-levd

modulation is not. considered here because of its reliance on a full-bridge out put stage
which is incompatible

with standard throe-wire headphone c·onnections.

The power stage analyzed and implemented

in this thesis is not specific to any

particular amplifier topology. Therefore, discussion of power dissipation, gate drivers,
and optimizat ion is independent of the choice of class D topology. However, the focus
here is on low output power amplifiers, e.g. portable batt<'ry-pow<'n'd applications,
and S<'lf-oscillating topologies.

3.1

Power Dissipation Mechanisms

\Vithin a swit ching amplifier, there are three I><)W<'r dissipation

mechanisms usually

consi: lorcd: resist i V<', ca paci ti ve or switching, and short-cirr-uit., Sim plist.ic reduct ions
011ly use the resistive mechanism to find maximum efficic'ncy at full modulation and
ignore the dfc'ct of device size at low modulation

levels.
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In [2], Chang, ct al. use these three mechanisms for finding an optimum power
stage size, accounting for all t hroe mechanisms. Their procedure will be discussed in
section 3.3. The formulas presented below for these three mechanisms arc from [2],
modified for the half-bridge output stage and new gate drivers. Symbols used in the
following discussion are described in Appendix A.
In addition to the three "main" mechanisms, there are a few other areas where
dissipation occurs which are magnified by characteristics

of a self-oscillating topology,

typical input signals, and the relatively low total power output found in portable
applications.

It has been shown that these extra mechanisms have a significant impact

on practically obtained efficiency levels [4].
Calculation of efficiency is done through equation (3.1):

(3.1)

3.1.1

Resistive

Iiosist ive dissipation
transistors.

is a fund ion of load current and "on" resistance of the output

Load current varies linearly with modulation

dopt.h, assuming both a

purely rosist.ive load and neglecting load current reduction due to uon-zoro R011• Note
that both R,m and /0 given here are halved from [2] due to the change to half-bridge
output. Also note that the Pl\lOS/Nl\lOS ration
equal

011

resist anres.

is chosen to yield approximately

13

(3.2a)
(3.2b)
(3.2c)
(3.2d)

This mechanism is inversely proportional

to the output stage size and is a dom-

inant term in systems with power output over a few watts, showing the validity of
equation
depths.

3.1.2

(1.1). Also, as discussed in section 3.3, it is dominant

at high modulation

Reducing ti H'S<' losses implies increasing the J)OW<'r st.age size.

Capacitive

Capacitiw dissipation

arises from nodes charging and discharging during switching

events. Out put nodes and the gates of the large devices present a significant capacitance to be charged.

Since there is no "digital logic" per-se within the amplifier,

every node has a switching activity factor of 1.0 [lG]. These equations only include
one bonding pad and halve k2 and k3 compared to [2] due to the change to half-bridge.

I'mµ=~

vu.; [Cpad + (k2 + k3) H'pTrnm]

k2 =

(1 +*)(Ca.cl+

Cgso

+ C.qdo)

+ ~)

+

+ ~)

k:i = ( C1p

Reducing node capacitance

and

Lns

!sw

(1

(C9r10

(3.3a)
(3.3b)

+ 2C1sw)

reduces this power dissipation

(3.3c)
lirwarly, but
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decreases quadratically with supply voltage. Capacitive dissipation is a linear function
of power stage size which is in contrast to resistive dissipation (1/H'p). Abo note that
this mechanism is independent of modulation dept h, apart from variation of switching
frequency versus amplitude in the self-oscillating amplifier.

3.1.3

Short-circuit

Analysis of the dynamic operation of the standard P:\IOS-~l\lOS invert or yields a
small amount of time during a transition in which both devices are on [16]. Figure 3.1
plots the dynamic behavior of a simple inverter.

The supply current shown is only

related to the short-circuit current because capacitive switching current is flowing
from the out put node to ground during a 1 ~ 0 transition.
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Figure 3.1: C;\I OS inverter dynamic current plot showing short-circuit current transiont during transit ion
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r; =k5 (Vdd /.-.. =
·>

A triangular approximation

2Vi1i )3 (Tsum - 1) J.~wtr H'p

(3.4a)

CorJlp

(3.4b)

GL

was made to represent the current pulse during the

rise-t ime of the input. This yields a reasonable approximation

that dissipation varies

linearly with respect to rise-time tr, switching frequency !sw, and power stage size

Along with capacitive

dissipation,

this mechanism

is the cause of the "digital

switching noise" that is carefully avoided in high-performance

analog systems. Roduc-

tions to t hose mechanisms not only improve efficiency but can reduce high-frequency
noise coupling into sensitive analog nodes.

3.1.4

Other Mechanisms

The following power dissipation mechanisms arc not typically mentioned i11 the context of a class D cflicicncy analysis, [15] and [4] being exceptions.

However, they

become significant at the milliwatt power levels and low load impedanc<'s ( 4 - 32n)
typically found in portable devices.

Filter reactance
G i vcn a half-bridge on t put configuration,

reactive incl uctor ripple current gen cm t ed

by the switching ad ion flows between the power supply and output filter.

This

current is related to the well known "bus pumping" phenomenon in half-bridge output
stag<'s. Unfortunately,

even under the unrealistic

assumption

of a zero-impedance

J>OW<'r supply. react ive currents How through the output devices and i11ductor ESR

16
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Figure 3.2: Normalized reactive power dissipation v r us modulation ind x.
causing another power dissipation mechanism.

Preacl

= ( iripple) 2 (Ron + R L)

Zripple

=

(3.5a)

D(l - D)Vdd
;r;

fswLv 3

(3.5b)

In contrast to both capacitive and short-circuit dissipation, this mechanism depends on modulation depth. Dissipation is maximum at idle (D = 0.5) and falls to
zero at full modulation as shown in Figure 3.2, e.g. dissipation i weighted by the
input signal's statistics.
A recent conference paper [4] also discusses ripple current and i the only other
mention of this mechanism the author is aware of within a low-power clas D context.
ielsen, in [15], discus es inductor-related lo sses within high power amplifier where
it was included for accuracy, but not as a mechanism with significant contribution.
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Magnetic hysteresis
Dissipation

as a result of traversing the inductor core's hysteresis loop must be in-

cluded in a complete analysis of amplifier dissipation.

Section 5.2.1 discusses its

necessary inclusion in future work. Hysteresis losses were not included in the current power stage optimization

procedure and were considered to be insignificant

relation to the filter rcactancc

dissipation.

coupled to the inductor's construction
stage size optimization
its indopcndcncc

Further,

this dissipation

in

is specifically

which is not a subject of this thesis; the power

discussed in section 3.3 ignores this contribution because of

from l VP.

Quiescent and other mechanisms
Finally, omnipresent
dissipation
associated

in any amplifier is the power dissipated

in the amplifier presented
bias-generation

well-designed comparator
Sub-threshold

network.

when idle. Quiescent

here occurs only in the comparator and its
This term should be well under l001tlV for a

and is included in efficiency calculations

conduction

as a constant.

and leakage arc not considered in this analysis.

Also,

losses incurred through the foodback network should be included for greater precision
but have lxx-n loft out of the present discussion.

3.2

Gate Drivers

The large, narrow capacitive and short-circuit

current pulses drawn while switching

(discussed in section 3.1.3) not only cause excess power dissipation

but ran be a

significant source of power supply noise. It is therefore desirable to reduc« or eliminate
t hesc currents, not only increasing efficiency but also potentially quieting the supply
rails for t lw rest of the system.
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Capacitive current can only be reduced through reducing the minimum gate length
by scaling the technology

(aside from decreasing l~~) and is largely unavoidable.

Short-circuit current can be reduced by careful design.

First some background on

driving large on-chip loads is covered along with a way of dealing with this shortcircuit current.

3.2.1

Background

Inverter Chains
The load presented by the output device gates is very large and capacitive. Typically
the solution for driving large on-chip loads (e.g. bonding pads) with minimum delay
is a geometrically-sized

inverter chain [rn]. Figure 3.3 is a graphical depiction of such

a chain. This sizing scheme fixes the ratio of the load seen by the previous stage to
the drive strength as equal throughout the chain. Varying the "tapering" factor, t,
tracks total delay for implementation area; typical values being around t ~ 4. The
number of stages needed is then N ~ log, (C1omi/Ci11) [lG], where

Cin

is the input

capacitance of the first stage inverter.
In the context of switching and short-circuit current dissipation, this means that
there arc now N

+

1 switching nodes. This is the origin oft he

T.~um

term in cquat ion

(3.4), as all other transistors are sized parametrically from the P'.\IOS output device.

Dead Time
Given that the short-circuit current originates when both device's arc simultan('Ously
on, this situation can be aviodcd by guaranteeing that only one dcvice is on at any
given t imc, Table 3.2.1 shows the desired additional state, commonly called "dead
t iino." This dead time state is «rit ical in large systems employing discrete transistors

~

t-

Figure 3.3: Geometrically-sized

inverter chain for driving large loads, t > 1.

Table 3.1: Insert ion of additional "dead time" state in out put stage transit ion
State
1
===}2

3

i\':\IOS
Oil

off
off

P:\IOS
off
off

t1mu

Oil

thigh

tdcad

where short-circuit current could exceed tens or hundreds of amperes,

destroying

com pononts and generating extra elect romagnctic interference ( E~ll).
During the dead time, current flowing i11 the inductor will cause the ~IOSFET's
body diode to conduct. This must be considered when adding the extra state. Finally,
dead time causes extra distort ion in the open loop amplifier which varies nonlinearly
with input signal amplitude [17]. These factors make dead time generation a balance
between short-circuit current, body diode conduction, and ( open loop) distortion.
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3.2.2

Modification

Dead time is created by separating the drive to each output transistor. This allows
separate on/off control for the P and N switches allowing control over dead time. One
way to achieve the OFF-OFF state is to turn each device on slowly and off quickly.
Creating this condition in a C\IOS process is easy. Propagation delay through
an inverter is a strong funct ion of drive strength (size) and load (out put device gate
size). Varying the drive strength is a simple matter of changing the size of the
inverter driving the load. Therefore non-symmetrical rise/fall (on/off) times can be
created by skewing the P /N ratio by "skew" parameter s. Usually this ratio is set to
o = 1111/ /lp ~ 3 for symmetrical delay or ~ 2 for minimum average delay.
Vdd

3

Vdd

Vdd

p*s/t

P-driver

Vdd

5
p/(s*t)

N-driver
'::'

Invert.

I

08
Wp/a

I

'::'

I

Output

Figure 3.4: Modified gate drivers to simply generate dead time in output devices.
Channel lcngt hs are minimum. (a = n)
Figure 3.4 shows a schematic of the modified gate drivers. A non-parametric
version of this circuit was previously mentioned in [8]. Each output device is now
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driven separately by an appropriately sized inverter which causes slow "on" and fast
"off" transitions.

Sizing of the entire power stage and drivers can be parametrized

from the P transistor size, using lVp, a, t, and s. This allows a partial separation of
design parameters from physical dimensions (efficiency, Ron symmetry, the tapering
factor, and dead time, respectively).
Though the modified gate drivers in Figure 3.4 are placed immediately
output devices, they are not constrained

before the

to that location. The purpose of separating

the gate drive signals is only to implement a transition-dependent delay. Also, the single inverter shown may itself represent a chain of inverters. The effects of positioning
this simple dead-time generator within the inverter chain on power dissipation and
delay precision have not been studied; section 5.1 discusses future research directions
for this rnodificat ion.

3.3

Optimization

Figure 3.5 graphically

IGn

load.

shows the effects of an improperly

Efficiency was calculated

sized output stage for a

using process parameters from the fabricated

design and equations given in section 3.1. At large modulation indices, efficiency
increases as the power stage size increases. However at low out put levels, efficiency is
greater for smaller output devices. Maximum power dissipation

is dominated by the

resistive mechanism, as shown in equation (3.2), while at low output levels dissipation
is dominated by the capacitive switching, short-circuit,

and inductor ripple current

mechanisms, shown in equations (3.3), (3.4), and (3.5), respectively,
Optimization of the efficiency with respect to the power stage size implies minimizing the power dissipation mechanisms.

Equation (3.G) shows the general approach.
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Efficiency vs. D
Increasing Wp (in mm)
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Figure 3.5: Efficiency ver us D for various output stage sizes

1

(3.6a)
Pdiss(Wp, D) = Pres(Wp, D) + Pcap(Wp) + Psc(Wp) + Preact(TVp, D) (3.6b)
8
B(Wp, D) Pdiss(Wp, D) = 0

3.3.1

(3.6c)

Previous Approach

Chang, et al. [2] analyzed the power dissipation mechanisms within the chain-ofinverters class D output stage. Their analysi assumed a full-bridge topology and
constant switching frequency.
"waffle" layout techniques.

Comparison were made between the "finger" and

Their conclusion was almost equal efficiencie

can be

attained using either technique, but the waffle layout u ed about 12% le s IC area.
Key to the analysis was the observation that a better efficiency metric should
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include operation over a range of modulation indices. Figure 3.6 shows the improvement obtained in average power dissipation and implementation area for an example
hearing aid application (Lmi11

=

l.2Jlm,

=

Rtoad

600n). Equation (3.6) was used for

the single modulation index with D fixed while equation (3.7) was used for average
efficiency.
le modulation index

Normalized Area

Layout
Fin er

5.8

Waffle

5

12.1 %
11.7 %

1.0

7.4%
7.0%

Fin er
Waffle

Figure 3.6: Comparison of output stage design optimized to a single D and a range
of D's in a l.2wn process, from [2]

1

T/avg(H'µ) = D

2 -

o

()l V T/avg(l ~;) = ()

1Di 17(l~;, 6)d6

D
l

D1

(3.7a)
(3.7b)

p

3.3.2

Modification

The previous approach can yield impressive gains in both average efficiency and implementation area and goes a long way to providing a framework for class D power stage
ch-sign. However, several modifications arc needed to both update the procedure and
better tailor the optimization to real-world conditions, specifically to portable media
devices.
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Additional dissipation mechanisms
The first modification is to include the additional power dissipation mechanisms from
section 3.1.4 into the optimization equations.

These should be included both for

accuracy considerations and because they are nonlinearly dependent on modulation
depth. Besides the resistive dissipation, the other mechanisms are proportional to
device size and usually most pronounced at zero input in a self-oscillating topology.
Modulation index distribution
Implicitly assumed while optimizing over the range of modulation indices in [2] was
a uniform signal amplitude distribution. The probability density of D is identical to
the input signal statistics when the amplifier is not clipping and is rarely uniform.

G-¬ >>sine
l3-£J noise

0.8

-

>0.6

VI

c:

Cl)

0 0.4

0.2

•

0

1

Amplitude

Figure 3. 7: Amplitude distributions for sinewave and noise signals at 1 V RMS
Figure 3. 7 plots equal-power amplitude histograms for a sinusoidal signal and a
Gaussian noise signal. Temme and Brunet use these distributional differences to help
explain why distortion m tries vary with input signal type in [5] due to the very nature
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of nonlinear systems. The same reasoning applies to efficiency measurements, where
efficiency is a function of the modulation depth. This means that given any amplifier
class with au increasing efficiency versus modulation curve (the author knows of none
that do not), the efficiency measured with a sinusoidal input will always measure
higher than noise (or music) of equal power content due to the heavy weighting at
the maxima for sinusoids.
Quoted efficiency measures such as "92% efficient at 100\V output" should specify
the test signal. Unless driven into clipping, an amplifier cannot obtain these sinusoidal
efficiency levels with typical input signals. Since the whole point of optimizing the
output stage is to obtain higher real-world efficiencies, it follows that design and
testing for efficiency should use signals similar to the target application.
Switching frequency optimization
Given that some of the dissipation mechanisms are opposing functions of switching
frequency, adding a second dimension to the optimization may yield better results.
Section 5.2.2 discusses this as a future area of work. This represents an optimum
tradeoff between transition-related and ripple current dissipation. As the switching
frequency is increased, ripple current loss decreases by its square while capacitive and
short-circuit losses increase linearly.
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Chapter

4

Implementation
An amplifier utilizing the basic LC phase-shift topology and optimized using a technique similar to [2] was designed and fabricated in a standard 0.5/trn C~10S technology. Simulations and testing confirmed the viability of mapping this topology to
chip-scale dimensions.

4.1

Design

The target application for this design was a stereo amplifier for headphones within a
portable device. Given that almost all headphones use a three wire connection scheme
(left, right, and common return), each channel was constrained to a half-bridge output
stage.
Normally, the common return is connected to the system ground and the outputs
AC-coupled for single supply operation as split power supplies arc uncommon in
portable applications. A new IC [22] includes an optional Vdd/2 output to allow DC
coupling of the headphone connection, eliminating the large coupling capacitor; this
sect ion does not use a class D amplifier, however.
It is possible to drive the return line with the "sum" signal and drive the Left
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and night channels by complementary
Side configuration

"difference" signals resulting in a pseudo Mid-

where the headphones perform the conversion back to Left-Right.

Effectively this gives a bridged output for the mono signal and half-bridge output
for the difference signal. Appropriate

signal processing could then ensure that none

of the channels arc overdriven by balancing power content in the sum and difference
signals. It is unknown whether this technique can give greater overall efficiencies even
when including the extra power stage and signal processing.

4.1.1

Channel

Figure 4.1 shows a block schematic of an amplifcr channel. In this circuit, the comparator operates with a small common mode range centered around Vdd/2. Since
the system's DC offset is blocked by the necessary coupling capacitor, and shorter
delay generates faster than desired switching frequencies, the comparator's requirements can be relaxed. Switching frequency was targeted to be around 300kHz and
simulations confirmed the fact that a high-performance comparator was unnecessary.
Therefore, a simple two-stage op-amp was used for the comparator block.
The power stage size lVp was chosen to be 5. l9nun through the procedure modified
from [2]. A semi-empirical approach averaged the calculated optimum sizes for several
typical loads to obtain the final value. Section 5.2 discusses future work for finding a
practical optimization method. The tapering factor and skew parameter used to size
the gate drivers were 10 and 4.5 respectively, the P-N ratio n was set to 3.
Given the large tapering factor, only a single inverter was required to drive the split
gate driver inverters as shown. Larger output devices or smaller delay through the
power stage would require a longer chain with a smaller tapering factor. Simulations
showed that the current design was sufficient for the given application.
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Figure 4.1: Schematic of fabricated amplifier

4.1.2

Bias Generator

The opamp bias was generated by a standard asymmetrical

cascode current mirror

with an external resistor. Dias loop startup was guaranteed by a simple level sensitive
current shunt; the complete generator is shown in Figure 4.2. External switches were
used to provide on-off bias control to each half of the chip which allowed testing only
two channels at a time.
To aid in the testing phase, the relationship

between generated bias current and

external resistor value was simulated, shown in Figure 4.3. Given the two-stage oparnp
used for the comparator,

bias current is proportional

to delay and is useful for tuning

the switching frequency.

4.1.3

Layout

Mask layout was performed in both Cadence and Magic to facilitate workflow, the
layout for a single channel is shown in Figure 4.4. Though the waffle layout technique
was recommended

in [2], large transistors were drawn fingered due to the .'.\IOSIS
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Figure 4.2: Bias generator and startup circuit
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constraint of Manhattan-only

geometrics.

Each channel measures 260µm x 200p,m

and occupies 0.052mm2.
Compared

to the amplifier designed by Soo-Hyoung, et al. in [18], the present

one occupies over 27 times less area: 0.052mm2 versus l.44mm2.

To be fair, the

amplifier in [18] was designed for very low impedance loads (20 - 80) and included
bonding pads within the layout.

Only one amplifier channel was able to fit on the

l.2mm die however, even when employing a smaller 0.35µm process (compared
our 0.5p,m process).

to

Though four channels were included in the present die, there

was area available for an additional two channels.
Even when taking account of the larger output devices, the control section and gate
drivers in [18] occupy over half of the IC as shown in their chip photograph.

This is

in stark contrast to the present design where output devices occupy the vast majority
of the channel area. Though performance is good, the additional

area consumed by

the design in [18] could prevent it from being included on the same die as the rest of a
portable media chip, increasing system size and cost. The design presented here can
be directly included on such a system-on-a-chip

with a very small IC area penalty.

On-chip resistors were included for two channels due to the availability of an extra
high-resist implant step for the poly2 layer. Several lOkn resistors were drawn for
each channel in a common centroid layout for use in the input and feedback networks.
This also allowed 20kn and 200H2 resistors to be used in the bias startup circuit to
minimize dissipation.
This design was fabricated using AMI's C5N 0.5Jl7n scalable C:\IOS process available through :l\lOSIS. Figure 4.5 shows a photograph

of the fabricated

1.5mm die. It

clearly shows the four amplifier channels with the bias generator in the center. The
left two channels included on-chip passive components
4.1), requiring that. only the LC output filter be external.

(Rl - R5 and Cl in Figure
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Figure 4.4: Channel layout in Cadence AMS

Figure 4.5: Chip photograph of fabricated die, 1.5mm quarc.
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The checkerboard pattern seen over the die are substrate-nwell-poly1-poly2-metal
power supply bypass capacitors that also fulfill the chemical-mechanical polish process step's minimum layer density requirements in otherwise unused areas. Custom
padframe cells were also designed that included substrate-nwell-poly1-poly2

ca-

pacitors between the bonding pads for additional bulk capacitance. By utilizing a
large portion of the unused die area for bypass capacitance, there was over 400pF of
on-chip charge storage available for transient current flow.

4.2

Simulation

System and channel simulations were performed with Synopsys' HSPICE software.
Transistor models provided by l\IOSIS were extracted from recent fabrication runs .

.

Due to the topology of this amplifier, there exists no convergent DC operating
point for simulation purposes. Some self-oscillating and bi-stable circuits do have a
stable operating point and must be disturbed to begin oscillating. No such condit.ion exists for this amplifier, guaranteeing a rapid oscillation startup as soon as the
comparator begins functioning.
All simulations must be run in the time domain and be initiated with a set of node
voltages and currents. The initial node set was set to be dose to the idle operating
conditions; this allowed rapid convergence to the average idle inductor currents and
capacitor volt ages. Transient simulation ran at a rate of about 100/tS/min when
using the . option fast switch. This option causes HSPICE to skip the updating of
nodes that change very little, reducing amplitude accuracy in the switching portions.
Simulation without the . option fast

switch was only used for startup and lead

network calculations and was approximately 20 times slower.

l

33

4.2.1

Netlist Reduction

Simulations were performed using a netlist extracted from the chip layout. Fingered
transistors were extracted as individual transistors connected in parallel. The same
was true for parasitic and drawn capacitors.

This resulted in a huge number of

elements to be simulated.
To reduce simulation time, a Python script [3] was created which combines parallel
capacitors and l\IOSFETs and deletes capacitors smaller than an optional value.
The script takes advantage of HSPICE's "m" parameter which emulates multiple
identical clements in parallel by scaling device currents. This technique was not used
for capacitors to allow easier visual inspection of the nctlist for parasitic internodal
capacitance values.
Table 4.1: Results of pre-processing extracted nctlist with pyspice. py. All (combined) capacitors smaller than lOOfF were dropped.

# elements
Capacitors
~IOSFETs
Total:

13efore Combined

Dropped

After

910

380

299

231

722
1632

61G

-

106

337

Table 4.1 shows the almost five-fold reduction in netlist elements obtained by
pre-processing.

From inspection of the nctlist, extracted capacitors smaller than

about lOOfF were mostly extracted from wiring overlap and node-to-bulk capacitances. Though this would degrade simulation accuracy, those capacitances were
deemed to make such degradation insignificant given the relatively low frequencies
encountered in the project.
l\IOSFET combination was anticipated to give the greatest simulation speed increase because there is only one model evaluation per effectivo device per time step
instead of "m" calculations per parallel transistor. No accuracy degradation was an-
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ticipatcd by the parallel combination operation since on-chip interconnect impedance
was not modeled.

4.2.2

Efficiency

Efficiency was measured using two cycles of a lkHz sinusoidal tone. Transient simulations were run for various input amplitudes and average supply current and RMS
load current were measured. Only one extracted channel and the bias generator was
included in the netlist to reduce simulation times. Output filter cutoff was fixed at
30kIIz and filter characteristic impedance set to 320, critically damped by the 320
load impedance. This yielded filter values of 1671tH and 0.160pF.
Figure 4.6 shows simulated efficiency for several typical loads. Similar to the
lVP

=

IG.4mm line in Figure 3.5, efficiency increases rapidly with output power

initially and levels to the maximum. This allows higher efficiency even at low output
levels.

4.2.3

Distortion

Distortion measurements were made by simulating 20 cycles of a sinusoidal tone at
several frequencies at an output power of lOm\V. Given a typical headphone efficiency
of 104dI3sPL/mlV (Sony ~IDR-QGGL\Vcar clips), this output power corresponds to a
very loud 114dI3SPL. Harmonic amplitude calculations were made using the . disto
and . ff

t

commands provided by HSPICE.

The . option

fast

switch was used in these simulations, as in the others, and

it is predicted that distortion figures are slightly worse as a result. Given that the
distortion versus frequency simulations used around 32 hours of CPU time with the
switch enabled, they may still be running had the switch not been used!
Figure 4. 7 shows simulated total harmonic distortion for two typical supply levels.
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Figure 4.6: Extracted netlist efficiency simulations
Distortion generally decreases for increasing input frequency partially due to the
attenuation found in the output filter. Values around 0.1 % wer expected for thi
amplifier, given its low estimated loop gain of 34 dB. Extra pas ive or active pole
in the amplifier would have reduced distortion figures in proportion to the extra loop
gain provided.

4.3

Testing

A printed circuit board (PCB) was designed and built to allow te ting of the fabricated
amplifier. Figure 4.8 is a photograph of the t st PCB, the amplifier is in the center.
The board included a rail-to-rail in trumentation amplifi r for each channel input and
a separate low-dropout (LDO) voltage regulator for the chip it elf. Regulator voltage
was variable over the range of 2.7 - 5.5V to test performance over typical supply
valu s.
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Simulated THO vs. Input Frequency
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Figure 4. 7: Extracted netlist Total Harmonic Distortion simulations for a single channel
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Figure 4.8: Photograph of PCB for testing fabricated amplifier
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Several opamps were used to provide a stable

signals for single-supply operation.

Vdd/2 reference to bias the input

A series resistor was inserted into the chip's

LOO regulator input to use a current sense amplifier for measuring supply currents
drawn by the chip only. Unfortunately, the LOO regulators selected for the test
board required heavier compensation than was initially provided for output stability.
Necessary modifications to the PCB required disabling the on-board supply current
measuring circuitry.

4.3.1

Dynamic Performance

Dynamic performance tests were performed using the RightM ark Audio Analyzer
(R:VIAA) software and a PC soundcard for signal generation and recording. The
software generated a series of tones and noise signals which are sent to the device
under test and the amplified signals recorded. A facility is provided to overlay a
number of tests for comparison. Relevant plots are then generated and displayed for
review and saving. Table 4.3. l summarizes test results at several supply voltages and
includes the soundcard's loopback response.
Table 4.2: R}..IAA testing summary.
Test:
Frequency response, dB
40 Hz - 15 kHz

2.85V

3.30V

5.00V

Loop back

+0.08
-0.11

+0.03
-0.11

+0.09
-0.37

+0.04
-0.21

Dynamic range, dB (A)

43.9

51.7

47.9

77.3

TIID,%

0.851

0.053

0.261

0.0081

IlVID + Noise, %

1.062

0.218

1.232

0.043

Stereo crosstalk, dB

-50.8

-58.2

-43.4

-73.1

Input signals were set such that OdBFs corresponded to the onset of amplifier
dipping.

Recording levels were attenuated, due to the amplifier gain of 6dB, to

39
optimize the signal to noise ratio of the soundcard's
suffered from excess distortion.

ADC; full scale input signals

There was a measurement

"sweet spot" when Vdd =

3.3V that caused significantly lower noise and distortion levels. This may be partially
attributed to inter-channel

!sw

synchronization discussed in [6] but its true origin is

unc lcar.

Informal headphone listening tests revealed a somewhat high noise floor and
switching frequency intermodulation products at specific supply voltages. Though the
noise floor was higher than desired, distortion was not clearly audible with either test
tones or music samples. Given maximum power output of over 60mTV, the amplifier
was able to drive the headphones used for testing to a volume far greater than typical
listening levels, even considering their below-average efficiency of 95dI3SPL/mTVand
above-average impedance of 64r2.
Frequency response and crosstalk
Figure 4.9 shows the measured frequency response of the amplifier. It shows no
significant variations beyond the response of the soundcard itself. The cause of the
rapid variations for the Vdd = 5 V curve is unclear. Figure 4.10 plots stereo crosstalk
as a function of frequency. Though the crosstalk is on the order of a stereo LP
record (around -40dI3), the amplifier has a flatter response than the soundcard at
low frequencies. It should be pointed out that all on-chip signals were single-ended
and as such arc more sensitive to coupling, converting the feedback network to use
differential signals should both reduce crosstalk and coupled switching noise.
Distortion and noise
The Rl\IAA software measures several kinds of distortion including total harmonic
distortion plus noise (TIID+N) and intermodulation distortion plus noise (IMO+~).
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Figure 4.10: Stereo crosstalk versus frequency measur ments.
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Figure 4.11 plots the output

noise spectrum

definitely audibl , especially at

Vid =

with no input.

The output noise is

5V and is minimum at 3.3V but is relatively

fiat through the entire audio range a expect d.
dB
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·100
-110
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-130
-140
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50
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Figure 4.11: Output noise spectrum with no signal input.
Intere tingly, the line frequency related peaks do not show up in both the loopback and amplifier plots as would be expected. There are two explanations for this
phenomenon. First is the absence of the fundamental and odd-order line harmonics
in the amplifier output.

These harmonics are suppres ed by the differential input

implemented on the test PCB which reject common-mode noise while the loopback
connection i single-ended.
Finally, th second line harmonic at 120Hz is most likely due to rectified ground
currents flowing in the signal shields. This has been dubbed the "pin 1 problem" in
reference to the standard XLR3 audio connector's shield connection to pin 1. It i
a direct result of common-impedance coupling of shield currents into ignal circuits
and poor design. A recent standard has been adopted that specifically deals with this
issue [21]. The origin of the current is likely due to capacitive coupling within th
tran former "wall wart" used to provide power to the test board.
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The distortion

plus noise spectrum for a lkHz input

ignal at -3dBFs i shown

in Figure 4.12. Dominant harmonics are the 2nd and 4th, indicating an asymmetry

in the amplifier. Causes of thi asymmetry have not been investigated. The ignal
peak above 40kHz are aliasing byproducts of the switching frequency.
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Efficiency

Measurements of efficiency wer taken by measuring test board upply current and
load RMS voltage for various sinusoidal input amplitud s at lkHz. Loads were 150
and 330 resistors connected directly to the headphone jack provided by the board.
Ignoring reactive effects, these loads represent typical headphone impedance .
Since the current-sense circuit was disabled, supply current was mea ured with an
ammeter in three states: bias off, no input signal, with input signal. Efficiency wa
calculated using equation ( 4.1). Figure 4.13 and 4.14 show measured efficiency for
the two loads with supply voltages of 5V and 3.3V, respectively.
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Figure 4.13: Efficiency mea urements of test board
Comparing the two measured efficiency figures at similar output power level ,
efficiency i greater with lower supply voltages. Primarily this is due to the capacitive
and hart-circuit losses that decrease quadratically with supply level. Also, increa ed
load impedance increases effi iency as predicted.
While maximum efficiency is somewhat close to that predicted, performance at
lower output levels is much poorer than predicted. The effects of inductor and capacitor ESR and supply impedance were not included in the simulations. Both of thes
dissipation mechanisms reduce efficiency at low modulation depths as de cribed in
section 3.1.4 and partially account for the discrepancy.
Finally, the multimeters used for the current measurements did not specify the
frequency response of the ammeter function. There are supply currents at not only the
signal frequencies but at harmonics of th ~ 2 OkHz witching frequency. Inaccuracy
in this measurement has a direct effect on efficiency calculation , e pecially ince two
different (but same model) meters wer used for the mea ur ment in two differ nt
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Figure 4.14: Efficiency measurements of test board
modes, load voltage and supply current, for calculation.
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Chapter

5

Future Work
Through the course of this thesis work, several avenues of further research have become obvious in relation to low power class D amplifiers.

5.1

Dead Time

The split in the gate driver path from the standard chain of inverters was made
immediately before the power devices. Since the purpose of the split is to create
asymmetrical turn on/off delays, it is necessary that one of the transitions be longer
than t.ypical. From the short-circuit dissipation equations (3.4), it is desirable to have
fast rise/fall times within an individual inverter. Given that short-circuit dissipation is
also proportional to inverter size, it may be advantageous to generate the asymmetry
earlier in the chain where devices are smaller.
Creating the dead time delays Parlier in the chain would allow a reduction of the
rise/fall times in the following inverters at the expense of more inverters in the parallel
1\-drive and P-drive chains. Tunable-strength inverters could also be used to provide
a dead time control range for tuning to a given application.
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5.2

Optimization

Mentioned in previous sections, the optimization
for several improvements

5.2.1

procedure given in [2] leaves room

and extensions outlined below.

Inductor-related

dissipation

Inductor-related dissipation was not included in either the predicted efficiency plot 4.6
or the determination of the power stage size for the current implementation. Section
3.1.4 introduces t hose mochanisrns.

Since these mechanisms arc most prominent at

low modulation levels and typical input signals spend a majority of time at these low
levels, ripple current and hysteresis dissipation must be included in a more complete
analysis and optimization procedure.

5.2.2

Switching frequency

The optimization procedure from Chang, ct al. assumed a static switching frequency
which is no longer valid for a self-oscillating topology.
current, ripple current, and hysteresis dissipation

Capacitive

mechanisms

and short-circuit

all depend on fsw·

Switching rate is a function of input amplitude in a roughly parabolic sense for the selfoscillating amplifier. This has the effect of weighting the transition-based dissipation
mechanisms more heavily at low output levels, serving to decrease the slope of the
efficiency increase as output power increases.
A better solution could be found by optimizing both H'p and fsw since filter rcact.ancc dissipation

is inversely proportional to f.~w while capacitive, short-circuit, and

hysteresis dissipation

arc linearly related.

by the square of the inductance.
inductor size and keep !sw low.

Ripple current dissipation

also decreases

It would perhaps be just as easy to increase the
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5.2.3

Typical input signals

Section 3.3.2 has already introduced the need to weight the efficiency or power loss
versus modulation with the probability density of typical input signals. More work
can be done in including this weighting within an updated optimization procedure.

Tractable design procedure
Finally, the purpose of optimization is to strike the best balance between competing
parameters, namely IC area and efficiency. While it is certainly a valid academic
exercise to generate a huge equation that yields the optimum output stage size only
solvable through numerical methods (as in the equation in [2]), a goal should be to
make the design of class D output stages easier and less trial and error.
One way to ease the design effort is to specify the output stage parametrically as
done in section 3.2.2 by mapping physical sizes to design parameters like dead time
and delay. A tool could be developed that takes a process parameter file (such as
a rvlOSFET (ll)SPICE model) and application dependent parameters and generates
the optimum device sizes.
There is already an open-source tool that performs general N'-dimensional optimization using the differential evolution algorithm named ASCO (for: A SPICE
Circuit Optimizer) [HJ]. Its effectiveness has been demonstrated in [20] with the design of a three stage opamp and a class E amplifier. Being a general optimizer, it
evaluates its cost function through simulation runs which can take a considerable
amount of time for a complex design.
Ultimately, the goal would be to create a tool that takes process parameters and
application information, calculates the optimum gate drivers and output devices,
and generates an IC layout, similar to the digital synthesis tools already available.
Verification of the "compiler" would use a tool such as ASCO to compare optimized
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sizes. This way, the design of IC class Dor, in general, switching power stages, would
be easy, allowing design effort to shift to overall topology or other system design.

5.3

Topologies

Another route of inquiry is to analyze the current-art topologies, both clocked and
self-oscillating, with respect to efficiency and implementation area. A similar survey
of topologies focused on linearity in switching output stages, while only listing power
dissipation mechanisms [15].
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Chapter

6

Conclusions
A recent self-oscillating class D amplifier topology [1] was mapped into a standard
C:\IOS technology. This amplifier requires no extra fabrication features beyond what
is provided in a general digital IC. The simple self-oscillating
output transistors to dominate implementation
Four amplifiers were fabricated
a proof-of-conc('pt. demonstration.

topology allows the

area, unlike other proposed topologies.

on a single l.5mm die in a 0.5Jlm process as
Testing showed reasonable linearity for the core

amplifier, creating a solid ba ..'le for simple loop gain enhancements.
surcmcnts

of the fabricated

Efficiency mea-

amplifier and test fixture revealed discrepencies

at low

output power levels from predicted efficiencies. Section 4.3.2 discusses possible causes
for the differrcnccs.
Optimization of the power stage and its drivers can yield improvements

in both

average efficiency and area, furt her reducing the total area required for inclusion of
a high-p<'rformance amplifier on-chip. This allows the migration of single-chip class
D amplifiers onto the same die as other system components,

reducing printed circuit

board size and system cost.
Besides the mapping of a new topology, improvements

to a general power stage
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optimization procedure were proposed. These form the beginning of a unified output
stage design algorithm, possibly terminating in a "class D output stage compiler."
Such a tool would make available an application-specific class D output stage block
to any designer without requiring their knowledge of the inner workings.
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Appendix A
Symbols
Symbols used in power dissipation and optimization formulas.
Symbol

Meaning

a or a

P:\IOS/N.'.\IOS transistor width ratio (Jtn/ µp)

Cgso

Gate to source overlap cap. (F /m)

C9do

Gate to drain overlap cap. (F/m)

c;

.Junction cap. P-diffusion to N-wcll (F/m2)

Cjn

Junction cap. N-diffusion to P-bulk (F/m2)

Cjsw

Sidewall diffusion capacitance ( F / m)

Cox

Gate capacitance (F/m2)

c.:

Bonding pad capacitance (F)

t.:

Switching frequency (Hz)

lo

Maximum RMS load current (A)

L1

Diffusion contact width ( m)

L'2

Diffusion contact spacing ( m)

i,

Contact to channel spacing (m)

LDs

Drain/ source diffusion length ( m)

5G
Rctp

P-diffusion contact resistance (n)

Rctn

N-diffusion contact resistance (n)

Rtoad

Load impedance (n)

RL

Inductor DC resistance (n)

Rshp

P-diffusion sheet resistance

(n/ o)

R.~1111

Nvdiffusion sheet resistance

(n/ o)

T'"'"

Effective total transistor width ( ~

1-i)

Electron mobility (cm2 /(Vs))
Hole mobility (cm2/(Vs))
Power supply voltage (V)
Threshold voltage (average) (V)
P.NIOS output transistor effective drawn width (m)

